ASIC Physical Verification Lead (Calibre DRC/LVS Sign-off) at NXP (Pune)

September 14, 2026
Application ends: October 14, 2026
Apply Now

Job Description

NXP in Pune is hiring an ASIC Physical Verification Lead with about ten years of experience to drive physical verification sign-off for complex SoC and IP designs across several technology nodes, from block level to full-chip tape-out. The lead owns DRC, LVS, ERC, antenna, density and reliability checks, and mentors junior engineers.

At a glance

  • Role: ASIC Physical Verification Lead (req. R-10066075)
  • Location: Pune, India
  • Experience: 8–12 years in ASIC physical verification
  • Posted: 10 September 2026
  • Apply: open until filled (re-checked 14 October 2026)

What you would do

  • Lead physical verification sign-off from block level to full-chip tape-out
  • Own closure of DRC, LVS, ERC, antenna, density and reliability checks
  • Debug complex issues with physical design, layout, circuit design and foundry teams
  • Develop verification methods, automation and sign-off flows, and mentor juniors

Why this role matters

Physical verification is the last gate before a chip design goes to the fab, and a missed error can cost months and millions. Leads who can sign off full chips across FinFET nodes are scarce, and India’s growing chip design sector makes this experience highly transferable.

What NXP Semiconductors is looking for

  • 8–12 years of hands-on ASIC physical verification
  • Strong Calibre DRC/LVS/ERC/PERC expertise
  • Experience at 28nm and 16/14/12nm FinFET nodes
  • Tcl, Python, Perl or shell scripting
  • Exposure to foundries such as TSMC, Samsung or GlobalFoundries

Nice to have

  • Full-chip hierarchical verification
  • Analog/mixed-signal, memory or high-speed interface IP exposure
  • Leading small teams through tape-outs

Pay and location

NXP does not publish a salary in this ad; pay depends on experience and grade.

How to apply

Apply through the official NXP Semiconductors job posting. NXP Semiconductors’s posting does not give a closing date, so the role is open until filled; ResearchJobs.in will re-check this listing on 14 October 2026. Check the posting for location and work-authorisation details before you apply.

See all our industry R&D jobs, or browse more research jobs on ResearchJobs.in.

Hiring institution: NXP Semiconductors

Official advertisement: nxp.wd3.myworkdayjobs.com

How to prepare for this application

  • Tape-outs: list full-chip sign-offs you led and the nodes.
  • Calibre depth: PERC and reliability checks are named.
  • Automation: show flows or scripts you built.
  • Leadership: mentoring and reviews are part of the role.

About NXP Semiconductors

NXP makes microcontrollers, processors and automotive, security and connectivity chips. Its India design centres in Pune, Noida, Bangalore and Hyderabad are among its largest.

We send one confirmation email first. Every alert has an unsubscribe link.